Gate-bias stress in amorphous oxide semiconductors thin-film transistors

Lopes, M. E.; Gomes, Henrique L.; Medeiros, M. C. R.; Barquinha, P.; Pereira, L. M. C.; Fortunato, E.; Martins, R.; Ferreira, I.

http://hdl.handle.net/10400.1/3251

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
elevira-Papaer.pdf		199.54 KB	Adobe PDF	Download

Send Feedback

Authors

Abstract(s)

A quantitative study of the dynamics of threshold-voltage shifts with time in gallium-indium zinc oxide amorphous thin-film transistors is presented using standard analysis based on the stretched exponential relaxation. For devices using thermal silicon oxide as gate dielectric, the relaxation time is 3 105 s at room temperature with activation energy of 0.68 eV. These transistors approach the stability of the amorphous silicon transistors. The threshold voltage shift is faster after water vapor exposure suggesting that the origin of this instability is charge trapping at residual-water-related trap sites.

URI

http://hdl.handle.net/10400.1/3251

Citation

Lopes, M. E.; Gomes, H. L.; Medeiros, M. C. R.; Barquinha, P.; Pereira, L. M. C.; Fortunato, E.; Martins, R.; Ferreira, I. Gate-bias stress in amorphous oxide semiconductors thin-film transistors, Applied Physics Letters, 95, 6, 0635021-0635023, 2009.